From Fedora Project Wiki
(Update status.)
(Update status Dec 2017)
Line 1: Line 1:
[https://riscv.org/ RISC-V] (pronounced "RISC Five") is an [https://en.wikipedia.org/wiki/RISC-V open source instruction set architecture (ISA)].  This project, informally called '''Fedora/RISC-V''', aims to provide a complete Fedora experience on the RISC-V (64 bit, RV64G) architecture.
[https://riscv.org/ RISC-V] (pronounced "RISC Five") is an [https://en.wikipedia.org/wiki/RISC-V open source instruction set architecture (ISA)].  This project, informally called '''Fedora/RISC-V''', aims to provide a complete Fedora experience on the RISC-V (64 bit, RV64G) architecture.
'''Status December 2017'''  We are currently doing an "interim bootstrap" of Fedora 27.  This is practice for the third and hopefully final bootstrap in Feb 2018.  You can follow progress in [https://github.com/rwmjones/fedora-riscv-bootstrap this repository].


'''Status November 2017'''  Linux has support since 4.15.  We are waiting for glibc to go upstream which is expected to happen in February 2018.  At that point we will be re-bootstrapping the whole project using the final ABIs.
'''Status November 2017'''  Linux has support since 4.15.  We are waiting for glibc to go upstream which is expected to happen in February 2018.  At that point we will be re-bootstrapping the whole project using the final ABIs.
Line 10: Line 12:
* [[Architectures/RISC-V/Disk images]] - How to use the Fedora/RISC-V disk images.
* [[Architectures/RISC-V/Disk images]] - How to use the Fedora/RISC-V disk images.
* [[Architectures/RISC-V/FPGA]] - How to run Fedora/RISC-V on real hardware (well, an FPGA).
* [[Architectures/RISC-V/FPGA]] - How to run Fedora/RISC-V on real hardware (well, an FPGA).
* <s>[[Architectures/RISC-V/Bootstrapping]] - We have finished bootstrapping, this section is obsolete</s>
* [[Architectures/RISC-V/Bootstrapping]] - Bootstrapping Fedora on RISC-V.


= Downloads =
= Downloads =

Revision as of 22:11, 19 December 2017

RISC-V (pronounced "RISC Five") is an open source instruction set architecture (ISA). This project, informally called Fedora/RISC-V, aims to provide a complete Fedora experience on the RISC-V (64 bit, RV64G) architecture.

Status December 2017 We are currently doing an "interim bootstrap" of Fedora 27. This is practice for the third and hopefully final bootstrap in Feb 2018. You can follow progress in this repository.

Status November 2017 Linux has support since 4.15. We are waiting for glibc to go upstream which is expected to happen in February 2018. At that point we will be re-bootstrapping the whole project using the final ABIs.

Status November 2016 The port supports about two thirds of the packages in Fedora 25, so it is quite complete and ready to use. Most important command-line programs just work (and even a few graphical ones). However if you are using your own hardware then you will need to supply a compatible kernel and bootloader and just use the Fedora userspace. Fedora/RISC-V does not support 32 bit or embedded hardware.

Topics

Downloads

https://fedorapeople.org/groups/risc-v/
Disk images, RPMs, SRPMs. Log files and status from the autobuilder.
https://github.com/rwmjones/fedora-riscv-autobuild
The autobuilder source.
https://github.com/rwmjones/fedora-riscv-stage4
Scripts used to build the stage4 disk image.
https://github.com/rwmjones/fedora-riscv-kernel
Linux kernel build scripts and patches
http://copr-fe.cloud.fedoraproject.org/coprs/rjones/riscv/
The COPR repository (for Fedora 24/x86_64) containing: QEMU, Spike, cross-compiler toolchain (obsolete)

Bootstrapping is over so the following links are now obsolete:

https://github.com/rwmjones/fedora-riscv
Git repository containing the bootstrapping work. Read the README file!
http://oirase.annexia.org/riscv/
Interim stage3 disk images built by rwmj
http://davidlt.web.cern.ch/davidlt/riscv/
Interim stage3 disk and kernel images built by davidlt.

Communications

On FreeNode IRC: #fedora-riscv

There is no specific mailing list, use the general Fedora developers' mailing list.